Hello,
I recently completed a build that doesn't (completely) work, I believe the issue is that I have too few PCIE lanes. The purpose of this post is twofold:
1. I want to understand how PCIE lanes work, specifically what is the interaction between lanes on the chipset and lanes on the CPU...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.