Hello,
I recently completed a build that doesn't (completely) work, I believe the issue is that I have too few PCIE lanes. The purpose of this post is twofold:
1. I want to understand how PCIE lanes work, specifically what is the interaction between lanes on the chipset and lanes on the CPU...